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ABSTRACT
Convolutional Neural Networks (CNNs) have a major impact on our society because of the numerous
services they provide. These services include, but are not limited to image classification, video
analysis, and speech recognition. On the other hand, they require considerable computing power.
To satisfy these requirements, it is possible to use graphic processing units (GPUs). However, high
power consumption and limited external IOs constrain their usability and suitability in industrial and
mission-critical scenarios. Recently, the number of researches that utilize FPGAs to implement CNNs
are increasing rapidly. This is due to the lower power consumption and easy reconfigurability offered
by these platforms. Because of the research efforts put into topics such as architecture, synthesis
and optimization, some new challenges are arising to integrate such hardware solutions to high-level
machine learning software libraries. This paper introduces an integrated framework (CNN2Gate)
that supports compilation of a CNN model for an FPGA target. CNN2Gate exploits the OpenCLTM
synthesis workflow for FPGAs offered by commercial vendors. CNN2Gate is capable of parsing CNN
models from several popular high-level machine learning libraries such as Keras, Pytorch, Caffe2
etc. CNN2Gate extracts computation flow of layers, in addition to weights and biases and applies
a “given” fixed-point quantization. Furthermore, it writes this information in the proper format for
OpenCL synthesis tools that are then used to build and run the project on FPGA. CNN2Gate performs
design-space exploration using a reinforcement learning agent and fits the design on different FPGAs
with limited logic resources automatically. This paper reports results of automatic synthesis and
design-space exploration of AlexNet and VGG-16 on various Intel FPGA platforms. CNN2Gate
achieves a latency of 205 ms for VGG-16 and 18 ms for AlexNet on the FPGA.
Keywords Automated high-level synthesis · Convolutional Neural Network (CNN) · Design-space exploration ·
FPGA · Hardware Optimization · Hardware-aware FPGA fitter · Open Neural Network Exchange Format (ONNX) ·
Reinforcement learning, Register Transfer Level (RTL)
1 Introduction
The impact of machine learning and deep learning is rapidly growing in our society due to their diverse technological
advantages. Convolutional neural networks (CNNs) are among the most notable architectures that provide a very
powerful tool for many applications such as video and image analysis, speech recognition and recommender systems[1].
On the other hand, CNNs require considerable computing power. In order to better satisfy some given requirements,
it is possible to use high-performance processors like graphic processing units (GPUs)[2]. However, GPUs have
some shortcomings that limit their usability and suitability in day-to-day industrial and mission-critical scenarios. The
first downside of using GPUs is their high power consumption. This makes GPUs hard to use in robotics, drones,
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self-driving cars and Internet of Things (IoTs) while these fields can highly benefit from deep learning algorithms. The
second downside is the lack of external Inputs/Outputs (I/Os). GPUs are typically accessible through some PCI-express
bus on their host computer. This makes it hard to use them in mission-critical scenarios that need prompt control
actions.mission-critical scenarios that need prompt control actions.
In particular, the floating-point number representation of CPUs and GPUs is used for most deep learning algorithms.
However, it is possible to benefit from custom fixed-point numbers (quantized numbers) to reduce the power consump-
tion, circuit footprint and to increase the number of compute engines [3]. It was proven that many convolutional neural
networks can work with 8-bit quantized numbers or less[4]. Hence, GPUs waste significant computing power and
power consumption when performing inference in most deep learning algorithms. A better balance can be restored by
designing application specific computing units using quantized arithmetic. Quantized numbers provide other benefits
such as memory access performance improvements as they allocate less space in the external or internal memory of
compute devices. Memory access performance and memory footprint are particularly important for hardware designers
in many low-power devices. Most of the portable hardware devices such as cell-phones, drones and internet of things
(IoT) sensors require memory optimization because of the limited resources available on these devices.
Field Programmable Gate Arrays (FPGA) can be used in these scenarios to tackle the problems caused by limitations
of GPUs without compromising the accuracy of the algorithm. Using quantized deep learning algorithms can solve
the power consumption and memory efficiency issues on FPGAs as the size of the implemented circuits shrinks with
quantization. In [5] the authors reported that the theoretical peak performance of 6-bit integer matrix multiplication
(GEMM) in Titan X GPU is almost 180 GOP/s/Watt, while it can be as high as 380 GOP/s/Watt for Stratix 10,
and 200 GOP/s/Watt for Arria 10 FPGAs. This means high end FPGAs are able to provide comparable or even
better performance per Watt than the state of the art GPUs. FPGAs are scalable and configurable. Thus, a deep
convolutions neural network can be configured and scaled to be used in a much smaller FPGA in order to reduce power
consumption for mobile devices. This is why this work explores means to have design-space exploration that fits a
CNN to smaller FPGAs. Having massive connectivity through I/Os is natural in FPGAs. Furthermore, FPGAs can be
flexibly optimized and tailored to perform various applications in cooperation with general-purpose processors. There
are many commercialized System-on-Chip (SoC) devices that integrate both processor and FPGA fabric into a single
chip ( see, for example, [6]). These SoCs are widely used on mobile devices and make the use of application-specific
processors obsolete in many cases .
There are many pieces of research that address architecture, synthesis and optimization of deep learning algorithms
on FPGAs [7, 8, 9, 10, 11]. Nonetheless, little work was done about integrating the results into a single tool. In
depth literature review in Section.2 exposes that, tools such as [12, 13] do not provide neither integrated design space
exploration nor generic CNN model analyzer. In [11, 10, 14] the authors specifically discuss the hardware design and
not the automation of the synthesis. In [8], fitting the design automatically in different FPGA targets is not discussed.
This presents a major challenge as there are many degrees of freedom in designing a CNN. There is no fixed architecture
for CNN as a designer can choose as many convolution, pooling and fully connected layers as needed to reach the
desired accuracy. In addition, there must be an algorithm available to manage and leverage the available resources
on the FPGA such as Digital Signal Processing (DSP) units, lookup tables and registers. This includes design-space
exploration algorithms that optimize resources utilization on FPGA.
A number of development environments exist for the description and architectural synthesis of digital systems [15, 16].
However, they are designed for general purpose applications. This means that there is a great opportunity to make
a library which uses these hardware design environments to implement deep learning algorithms. Alternately, there
are also many other development frameworks/libraries for deep learning in Python language. Some notable libraries
for deep learning are Pytorch, Keras, Tensorflow and Caffe. Another challenge would be designing a synthesis tool
for FPGA that can accept models produced by all the aforementioned Python libraries and many more available for
machine learning developers.
This article proposes methods to tackle research challenges related to the integration of high-level synthesis tools for
convolutional neural networks on FPGAs. This paper elaborates on the following contributions:
1. Generalized model analysis Most of the previous implementations of the CNNs on FPGA fall short in
supporting as many as possible machine learning libraries. CNN2Gate benefits from a generalized model
transfer format called ONNX (Open Neural Network eXchange format) [17]. ONNX helps hardware synthesis
tool to be decoupled from the framework in which the CNN was designed. Using ONNX in CNN2Gate
provides us the advantage of the ability to focus on hardware synthesis without focusing on a specific machine
learning tool. CNN2Gate integrates an ONNX parser that extracts the computation data-flow as well as weights
and biases from the ONNX representation of a CNN model. It then writes these data in a format that is more
usable with hardware synthesis workflows.
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2. Automated high-level synthesis tool
There are hardware implementation aspects of the machine learning algorithms that are not obvious for many
machine learning engineers and computer scientists. High-level synthesis is one of the solutions that deal with
the tremendous demand for hardware design productivity. CNN2Gate offers a high-level synthesis workflow
that can be used to implement CNN models on FPGA. CNN2Gate is a Python library that parses, synthesize
and runs a CNN model automatically. It eliminates the need for FPGA experts to manually implement the
CNN model targeting FPGA hardware during early stages of the design. Having the form of a Python library,
CNN2Gate can be directly exploited by machine learning developers to implement a CNN model on FPGAs.
CNN2Gate is built around an available open-source tool, notably PipeCNN [7] that exploits the capabilities of
existing design tools to use OpenCL kernels from which high-level synthesis can be performed.
3. Hardware-aware design-space exploration
An important aspect of design-space exploration is trying to choose design parameters in order to achieve some
desired performance prior to generation of physical design. CNN2Gate provides a design-space exploration
tool that is able to manipulate the level of parallelism of the algorithm to fit the design on various FPGA
platforms. The design-space exploration algorithms proposed here uses the estimation of hardware resources
(e.g. DSPs, lookup tables, registers and on-chip memory) to fit the design. This tool triggers the first stage of
the synthesis tool provided by the FPGA vendor and receives back the estimated hardware resource utilization.
In the next step, the tool tunes the design parameters according to the resource utilization feedback and iterates
again to get the new hardware resource utilization. We have used two algorithms to do design-space exploration.
The first algorithm is based on brute-force to check all possible parameter values. The second algorithm is
based on a reinforcement learning (RL) agent that explores the design space with a set of defined policies
and actions. It will be shown that the RL agent can find best results faster than the brute-force algorithm.
Advantages and disadvantages of these two exploration algorithms will be discussed in the corresponding
section.
CNN2Gate is a Python library for performing inference of CNNs on FPGA that is capable of:
• Parsing CNN models.
• Extracting the computation flow of each layer.
• Extracting weights and biases of each kernel.
• Applying post-training quantization values to the extracted weights and biases.
• Writing this information in the proper format for hardware synthesis tools.
• Performing design space exploration for various FPGA devices using a hardware-aware reinforcement learning
algorithm.
• Synthesizing and running the project on FPGA.
This article is organized as follows. Section 2 reviews the related works on this topics. Section 3 reviews the most
relevant background knowledge on convolutional neural networks. Section 4 elaborates on how CNN2Gate extracts the
computation flow, configures the kernels and does design space exploration. Then, Section 5 reports some results and
compare it to other existing implementations.
2 Related Works
A great deal of research was conducted on implementing deep neural networks on FPGAs. Among those researches
hls4ml[13], fpgaConvNet[8] and Caffeine[14] are the most similar to the present paper. hls4ml is a companion compiler
package for machine learning inference on FPGA. It translates open-source machine learning models into high-level
synthesizable (HLS) descriptions. This package was specifically developed for an application in particle physics, with
the purpose of reducing development time on FPGA. However, as stated in the status page of the project [18], the
package only supports Keras and Tensorflow for CNNs and the support for Pytorch is in development. In addition,
to the best of our knowledge, hls4ml does not offer design-space exploration. FpgaConvNet is also an end-to-end
framework for the optimized mapping of CNNs on FPGAs. FpgaConvNet uses a symmetric multi-objective algorithm
to optimize the generated design for either throughput, latency, or multi-objective criteria (e.g. throughput and latency).
The front-end parser of fpgaConvNet can analyze models expressed in Torch and Caffe machine-learning libraries.
Caffeine is also a software-hardware co-design library that directly synthesize Caffe models comprising convolutional
layers and fully connected layers for FPGAs. The main differences between CNN2Gate and other cited works are
in three key features. First, as explained in Section 4.1, CNN2Gate leverages a model transfer layer (ONNX), which
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automatically brings the support for the vast majority of machine-learning Python libraries without bounding the user to
a specific machine-learning library. Second, CNN2Gate is based on OpenCL compared to hls4ml and fpgasConvNet
which are based on C++. Third, CNN2Gate proposes an FPGA fitter algorithm based on reinforcement learning.
Using existing high-level synthesis technologies, it is possible to synthesize OpenCL Single Instruction Multiple
Thread (SIMT) algorithms to RTL. It is worth mentioning some notable researches on this venue. In [19], the authors
provided a deep learning accelerator targeting Intel’s FPGA devices based on OpenCL. This architecture was capable of
maximizing data-reuse and minimizing memory accesses. The authors of [20] presented a systematic design-space
exploration methodology to maximize the throughput of an OpenCL-based FPGA accelerator for a given CNN model.
They used synthesis results to empirically model the FPGA resource utilization. Similarly, in [21], the authors analyzed
the throughput and memory bandwidth quantitatively to tackle the problem of design-space exploration of a CNN design
targeting FPGAs. They also applied various optimization methods such as loop-tiling to reach the best performance. A
CNN RTL compiler is proposed in [22]. This compiler automatically generates sets of scalable computing primitives to
form an end-to-end CNN accelerator.
Another remarkable OpenCL-based implementation of CNNs is PipeCNN[7]. PipeCNN is mainly based on the
capability of currently available design tools to use OpenCL kernels in high-level synthesis. PipeCNN consists of a
set of configurable OpenCL kernels to accelerate CNN and optimize memory bandwidth utilization. Data reuse and
task mapping techniques have also been used in that design. Recently, in [23], the authors added a sparse convolution
scheme to PipeCNN to further improve the performance in terms of throughput.Our work (CNN2Gate) follows the
spirit of PipeCNN. CNN2Gate is built on top of a modified version of PipeCNN which is capable of exploiting a library
of primitive kernels needed to perform inference of a CNN. However, CNN2Gate also includes means to perform
automated design-space exploration and can translate CNN models provided by a wide variety of machine learning
libraries.
There are several reasons that we have chosen PipeCNN as the foundation of CNN2Gate. First, benefiting from this
OpenCL model and the design methods and tools with which it is compatible, when targeting an FPGA, it is possible to
fine-tune the amount of parallelism in the algorithm as explained in the Section 4.3. Second, it supports the possibility
of having deep pipelined design as explained in Section 3.2.2. Third, the library of primitive kernels can be easily
adapted and re-configured based on the information extracted from a CNN model (Section 4.1).
Lately, reinforcement learning has been used to perform automated quantization for neural networks. HAQ[24] and
ReLeQ[25] are example of researches exploiting this technique. ReLeQ proposes a systematic approach to solve the
problem of deep quantization automatically. This provides a general solution for quantization of a large variety of
neural networks. Likewise, HAQ, suggests a hardware-aware automated quantization method for deep neural networks
using actor-critic reinforcement learning method [26]. Inspired by these two papers, we used a reinforcement learning
algorithm to control the level of parallelism in CNN2Gate OpenCL kernels.
There are some other works that are worth mentioning here as they contribute to the hardware implementation aspect of
designing CNN accelerators. An overview of performance comparison of high-end FPGAs and GPU is presented in [5].
FINN [9], is a framework that enables mapping binarized neural network in hardware. Similarly, [27] also explores
means to implement accelerator for binary neural networks. In [11], a new bit-slicing matrix-vector processing unit
is proposed. Optimizing loop operations and dataflow is explored in [10]. A fusion architecture that is able to fuse
multiple layers and reuse data was explored in [28].
3 Background
This section provides the background knowledge required to understand CNNs and OpenCL-based high-level synthesis
workflows.
3.1 Convolutional Neural Networks (CNNs)
CNNs are categorized as feedforward networks. Fig. 1 shows the most common architecture of a CNN. A CNN consists
of one or several convolutional, pooling and fully connected layers. These layers can be connected together to shape a
deep convolutional neural network model. The data enters from the input, is processed by various hidden layers and the
classification results are presented as outputs.
3.1.1 Convolution Layers
The convolutional layers extract features of the input data. A convolutional layer convolves the input with a convolutional
kernel (filter) and passes the results to the next layer through a non-linear activation function. More specifically, Each
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Figure 1: Demonstration of a Convolutional Neural Network (CNN) comprising an input image, convolution and
pooling layers, fully connected layer and output classification.
neuron in convolutional layers has a receptive field and connected to other neurons in the adjacent layers through some
learned weights and biases. The following equation shows that the feature Fk can be computed as:
Fk = f
(
Wk ∗ I + bk
)
(1)
I is the input from the last layer or input image and Wk is the convolution kernel for feature k and bk is the bias vector.
The Non-linear activation function is denoted as f(.) in (1).
3.1.2 Pooling Layers
Pooling layers are used in CNNs to down-sample and reduce the spatial resolution of the extracted features. Reduction
of spatial resolution can help a CNN model to overcome input distortion and angular transformations. Pooling layers
are usually made of max-pooling kernels. A max-pooling kernel selects the maximum value of the region of interest.
The max-pooling feature can be defined as:
MPFk = max
i,j∈Rm,n
xk,(i,j) (2)
where MPFk denotes k’th max-pooling feature and Rm,n shows the region of interest around point (m,n).
3.1.3 Fully Connected Layers
After extracting features of the input data by convolutional and pooling layers, the data is sent to a fully connected
neural network that implements the decision making process. The fully connected layer interprets the extracted features
and turn them into information presentable with quantities. A softmax function is usually used at the output of the fully
connected layer to classify the output.
For more information on CNNs, readers are encouraged to read papers such as [1].
3.2 OpenCL-based high-level synthesis of CNNs
3.2.1 OpenCL High-level Synthesis on FPGAs
OpenCL can be used to write programs that can be executed across heterogeneous platforms. OpenCL offers the ability
to describe a parallel algorithm to be implemented on FPGA, for example.
However, this parallel description is at a level of abstraction much higher than hardware description languages such
as VHDL. An OpenCL application consists of two parts. The OpenCL “host” program that is written purely in C or
C++ and that can be executed on any type of processor. On the other hand, “kernels” are accelerated functions that are
implemented on some co-processor “device”, such as an FPGA, using fine-grained parallelism. The host can offload
computation workload to kernels using sets of command queues. This concept is demonstrated in Fig. 2.
3.2.2 OpenCL Pipes
As depicted in Fig. 3a, in the OpenCL model, every kernel has access to the global memory of the device. In the case of
massively parallel algorithms, memory transactions can be a bottleneck. In OpenCL 2.0 [12], “Pipes” were introduced
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Figure 2: OpenCL high-level synthesis on FPGA.
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Figure 3: (a) Memory access pattern in OpenCL standard 1.x. (b) OpenCL pipes; in FPGAs, pipes are implemented as
FIFOs. (c) Deeply pipelined CNN network architecture.
in standard to enable kernel-to-kernel communications. These tiny communication channels between kernels help to
reduce the number of times kernels refer to memory and increases the memory access efficiency. In the case of FPGA,
these channels are implemented using FIFOs. Fig. 3b shows that it is possible to stack OpenCL kernels on top of each
other and pass data from one kernel to another. This feature makes FPGAs very well suited to implement stacked layers
of a CNN as deeply pipelined kernels.
3.2.3 OpenCL High-level Synthesis of CNN on FPGA
Leveraging the view from Fig. 3b, a CNN model can be synthesized on FPGA using deep pipelined kernel as shown in
Fig. 3c. For this architecture, the following hardware accelerator kernels are needed: 1) Memory read 2) Memory write
3) Convolution 4) Pooling and 5) Fully connected. In many cases, convolution kernel and the fully connected kernel
can be fused together as a single 3-D matrix-matrix multiplication unit. Memory read/write kernels provide and store
data for other kernels. This architecture has two main advantages: 1) Depending on the number of computing units in
the convolution and pooling layer and the size of data fetched by a memory read/write kernels, this architecture can
be scalable (details will be discussed in the design-space algorithm section) and 2) pipelined kernels can process data
without storing the data moved between layers; this can significantly improve memory access efficiency.
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Figure 4: (a) CNN2Gate overall architecture comprising front-end parser (ONNX parser), design-space exploration,
and automated high-level synthesis. (b) Gajski-Kuhn chart illustrating different aspects of CNN2Gate.
4 Proposed Architecture
4.1 Generalized Model Analysis Using ONNX
ONNX is a library that makes deep learning models interoperable. ONNX represents computation flow of a deep neural
network as extensible computation graph model using its own built-in operators and data-types. This inter-operable
ecosystem eliminates the limitation of using one specific framework among developers. This makes it easier for
hardware developers to exploit the proper tool without being bound to the library with which the deep learning model
was developed. ONNX provides the definition of a deep neural model using extensible acyclic graphs. Nodes represent
an operator and have sets of inputs and outputs. ONNX can support a vast variety of tools such as Pytorch, TensorFlow,
Caffe, Keras and more [17]. CNN2Gate offers a front-end ONNX parser for CNNs. As shown in the Fig. 4.a, using
ONNX as a transport layer decouples the high-level synthesis tool from the machine learning tool. CNN2Gate parses
the computation dataflow –or the arrangement of layers– besides weights and biases for each layer. The CNN2Gate
parser traverses the ONNX graph nodes and extracts the synthesis information of each node based on the following
operator types:
• Convolution: For the convolution operator, CNN2Gate parses dilations, pads, kernel shape, and stride. The
reader can refer to [29] for more information about these variables and how they affect the computation. It also
extracts the learned weights and biases for convolutional kernels. CNN2Gate also computes the output tensor
size of the layer using equation (3). Let us assume the input of a two dimensional convolutional kernel is of
size (cin, hin, win) where c denotes the number of features, h denotes the height and w denotes the width.
The output tensor size (cout, hout, wout) can be written as:
hout =
⌊
hin + 2p[0]− d[0](ks[0]− 1)− 1
st[0]
+ 1
⌋
wout =
⌊
win + 2p[1]− d[1](ks[1]− 1)− 1
st[1]
+ 1
⌋ (3)
cout = cin (4)
where ks is the kernel size, st is the stride, while p and d are the padding and dilation parameters respectively.
• Max-pooling: Similar to the convolution, CNN2Gate parses dilations, pads, kernel size, and strides. However,
as max-pooling is a down-sampling kernel, it does not have weights and biases. The output tensor size of a
max-pooling node with input size of (cin, hin, win) is identical to equations (3) and (4).
• ReLu: CNN2Gate detects the presence of activation function such as “Relu” after a convolutional or max-
pooling layer.
• General Matrix Multiplication (“GEMM”): A fully connected layer appears as a GEMM operator in ONNX
dataflow graph. In CNN2Gate, there is no specific kernel for the fully connected layer.
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• Softmax: CNN2Gate detects the presence of the softmax operator after a fully connected layer.
The front-end parser saves layers (nodes) information in a linked structure to preserve the order. Later, this data
structure is used by a high-level hardware synthesis tool. The preserved order serves as a guideline for the synthesizer
to configure hardware pipelines.
4.2 Automated High-level Synthesis tool
Inspired from the Gajski-Kuhn chart [30], Fig. 4.b sketches the basic idea behind the CNN2Gate automated synthesis
workflow. According to this diagram, the design of CNN2Gate is projected in three domains. The Algorithmic domain
axis depicts the definition of concurrent algorithms, the Structural domain axis shows the building blocks to realize
the Algorithmic domain. Finally, the Physical domain corresponds to the actual implementations in RTL. The lines
connecting the dots show the relations between these domains. In the “Algorithmic Domain”, CNN2gate parses the
information from an ONNX model as explained in Section 4.1. In the “Structural Domain”, CNN2Gate uses 8-bit fixed
point arithmetic units to perform computations. In addition, it configures memories, pipes and kernels corresponding
to the information that is received from the ONNX model. In the “Physical Domain”, if weights and biases are float
numbers, CNN2Gate can quantize these values based on the information that the user provides from post-training
quantization [3]. To clarify further, CNN2Gate does not perform quantization itself, however, it can apply a given value
that the user provides for a layer. This value can be expressed as an (N,m) pair where fixed-point weights/biases values
are represented as N × 2−m. Moreover, CNN2Gate performs design-space exploration and generates Register Transfer
Level (RTL) models targeting FPGA.
Note that CNN2Gate can configure several memory buffers depending on the layer operation type automatically. For
instance, if the next layer is a fully connected layer, it writes the data to the memory buffer associated with the fully
connected layers and similarly, if the layer is convolutional, it writes the data to the convolution buffer.
CNN2Gate is also capable of building and running the CNN model in both emulation and full flow mode. For the
emulation mode, CNN2Gate compiles the project for a CPU. It is very important to verify that the CNN model performs
correctly in terms of accuracy. The compilation for emulation mode is significantly faster – in the order of seconds – as
compared to synthesizing the full flow for FPGA, which takes several hours. This feature makes the workflow more
versatile for the designers who want to iterate between a FPGA design and a CNN model to reach the best quantization
parameters and accuracy. To synthesize the full flow on FPGA, CNN2Gate accepts the name of the FPGA board to
perform design-space exploration (Section 4.3) and generates the RTL accordingly. To validate CNN2Gate, we tested
this process by targeting three different IntelTM FPGA boards [31, 32, 33] and report the results later in this paper. In
addition, we used Intel OpenCL SDK 16.1 to synthesize our designs. This workflow can be reproduced for XilinxTM
FPGAs with a little effort.
Taking advantage of OpenCL flexibility, it is possible to design an architecture with several degrees of freedom. The
first degree of freedom is the size of the pipes. The better throughput of the pipes means less congestion point for data
to be moved from a kernel to another. The second degree of freedom is the bandwidth of data that memory write/read
kernels provide. The third degree of freedom is the number of parallel convolutional (CONV) and RELU units that are
used to implement convolution kernels. Fig. 5 shows this concept in a simple example. These degrees of freedom for
deeply pipelined kernels are leveraged from what proposed by [7]. The memory read kernel fetches Nl vectors of size
Ni for features and weights. Tuning Ni and Nl can provide a better throughput for data write/read kernels. Note that
the memory access schedule of where and when to read the features and weights are derived by the host program. The
memory access schedule is configured by the front-end parser based on the CNN model . The number of computation
lanes (Nl) shows the level of parallelism of the algorithm. The number of CONVs in a convolution kernel, the size
of data pipes and the number of max-pool operators in the max-pool kernel are tuned according to Nl. Changing Nl
and Ni can results in different utilization ratios of FPGA resources. For instance, in the case of increasing Nl, 1) more
on-chip memory in read/write kernels, 2) more register for pipe FIFOs, 3) more DSP slices for CONVs and 4) more
LUT for max-pooling kernels are needed to accommodate the design on FPGA. It is worth mentioning that arbitrary
choices for Nl and Ni are not always possible. Ni should be a divisor of the features’ width for all layers to avoid
padding. Likewise, Nl should be a divisor of the number of features for all layers to avoid idle lanes in some layers.
4.3 Hardware-aware Design-space Exploration
CNN2Gate analyses the computation flow layers that are extracted from the model by the ONNX front-end parser and
determines all options possible for Nl and Ni. CNN2Gate is also capable of interacting with the Intel OpenCL compiler
to estimate resource usage for a specific choice of Nl and Ni. Considering the dynamics of our problem, we suggest
two methods for design-space exploration.
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Figure 5: Detailed demonstration of vectorized input data and weights and the concept of computation lanes in pipelined
kernels.
4.3.1 Brute Force Design Space Exploration (BF-DSE)
This method exhaustively searches for all possible pairs of Nl and Ni and finds the feasible option that maximizes
FPGA resource utilization. In our case, the solution maximizing resource utilization corresponds to the one providing
the best throughput. This method is simple to execute and it always find the best solutions. However, for larger FPGAs
with large number of a possible candidates for Nl and Ni it can take longer time to perform the search. In the next
section, a more efficient search strategy is described.
4.4 Reinforcement Learning Design Space Exploration (RL-DSE)
RL-DSE trains a reinforcement learning (RL) agent to find the best options for Nl and Ni. Exploiting reinforcement
learning is of interest design-space exploration for two reasons. First, it can be faster than brute force and second, it
can be merged with other RL-agents such as HAQ [24] or ReleQ [25] to determine the level of parallelism and the
quantization of each layer. RL-DSE explores hardware options for Nl and Ni and finds the best fit for the specified
hardware. The RL-DSE agent receives a reward signal corresponding to the feed-back provided by the Intel OpenCL
compiler for FPGA resource utilization. Hence, the reward function for RL-DSE is designed to maximize FPGA
resource utilization.
When CNN2Gate contacts Intel OpenCL compiler to evaluate a hardware option, it receives the corresponding hardware
resource utilization. This feedback comprises 1) the percentage of look up table utilization, 2) the percentage of DSP
utilization, 3) the percentage of on-chip memory block utilization and 4) the percentage of register utilization. We
denote these percentages as Plut, Pdsp, Pmem and Preg respectively.
Given the percentages of the utilization, the agent takes a series of actions. The agent starts from the minimum values
of Nl and Ni. RL-DSE can flexibly choose to 1) increase Nl, 2) increase Ni, or 3) increase both Ni and Nl. If one of
the variables reaches the maximum possible value based on the CNN topology, the variable is reset to its initial value.
Let us assume that the average usage factor is defined as:
Favg =
Plut + Pdsp + Pmem + Preg
4
(5)
Further assume that the user defines a vector of thresholds Tth for the maximum usage that is tolerated for each quota.
The reward function can be described as follows.
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Algorithm 1: Reward shaping
Input :Tth , Favg , Plut, Pdsp, Pmem, Preg , Ni and Nl
Output :Reward , Hbest
Variables: Fmax, Tth = (Tlut, Tdsp, Tmem, Treg)
if (Plut, Pdsp, Pmem, Preg) < (Tlut, Tdsp, Tmem, Treg) then
if Favg > Fmax then
Fmax = Favg
Reward = β × Favg
Hbest = (Ni, Nl)
else
Reward = 0
end
else
Reward = −1
end
In Algorithm 1, Hbest is the best hardware options and Fmax is the maximum usage degree observed by the agent
during the exploration of the search environment. In the reward shaping function, if at least one of the hardware
utilization quotas (Plut, Pdsp, Pmem, Preg) exceeds the thresholds specified in the vector of threshold limits (Tth =
(Tlut, Tdsp, Tmem, Treg)), the agent receives a negative reward for this choice and the chance of choosing this option
for a later iteration decreases. The reward function keeps track of maximum usage score Fmax, and constantly update
Fmax and Hbest with the best hardware option observed by the agent in the environment. Since during the exploration,
the best value of the reward function is unknown, there is no actual stop condition for agent exploration. In this case,
we used a variation of time-limited reinforcement learning [34] with which, the number of iterations in each episode
is limited. Finally, in our RL-DSE, a scaling factor β = 0.01 is applied to Favg to form the final reward function to
convert it from percentage scale to a number between 0 and 1.
Note that a discount factor γ = 0.1 is used in our RL agent design. The discount factor specifies that the agent does not
have unlimited time to find the best option. Thus, the agent receives a down-scaled reward as it spends more time in the
environment. The discount factor urges the agent to optimize the total discounted reward [35]:
rt + γrt+1 + γ
2rt+1 + ... =
n∑
i=1
γirt+i (6)
where rt is the reward calculated in time t according to Algorithm 1.
5 Results
Table 1 shows the execution times of AlexNet [36] and VGG-16 [37] for three platforms using CNN2Gate. As
mentioned before, CNN2Gate is capable of verifying the design in emulation mode with a CPU. Even if the execution
time is rather large, this is a very useful feature to let the developer verify the validity of the CNN design on the target
hardware before going forward for synthesis, which is a very time-consuming process. Note that the emulation’s
execution time cannot be a reference for the throughput performance of a core-i7 processor. The emulation mode only
serves the purpose of verifying the OpenCL kernels operations. In [38], the authors described the execution of AlexNet
on desktop CPUs and reported an execution time as low as 2.15 seconds. The reported results also show the scalability
of this design Indeed, results are reported for both the low cost Cyclone V SoC and for the much more expensive
Arria 10 FPGA that has much more resources. The exploited level of parallelism was automatically extended by the
design-space exploration algorithm to obtain better results for execution times commensurate with the capacity of the
hardware platform.
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Table 1: Execution times for Alexnet and VGG (batch size = 1)
Platform ResourceUtilization1 Execution time fmax
AlexNet VGG-16
Core-i7
(Emulation) N/A 13 s 148 s N/A
Cyclone V
SoC
5CSEMA5
Logic: 83 %
DSP: 83 %
RAM blocks:
100 %
153 ms 4.26 s 131MHz
Arria 10
GX 1150
Logic: 30%
DSP: 20 %
RAM blocks:
40 %
18 ms 205 ms 199MHz
1for AlexNet
Note that resource consumption of the Arria 10 FPGA remained fairly low (less than 40 percent). This is because the
design-space exploration algorithm of the implemented prototype has limited options to attempt using the hardware
platform to its full extent when implementing a given design as explained in Section 4.3. To maintain the scalability
of the algorithm, it is not always possible to use arbitrary choices for (Ni, Nl) parameters. These parameters must be
chosen in a way that kernels can be used as the building block of all the layers. This leads to have limited options to
increase the level of parallelism that can be exploited with a given network algorithm. Relaxing this limitation, (i.e.
manually designing kernels based on each layers’ computation flow) could lead to higher resources consumption and
higher throughput at the expense of losing the scalability that is needed for automation of this process. The maximum
operating frequency (fmax) varies for different FPGAs. Indeed it depends on the underlying technology and FPGA
family. Intel OpenCL compiler (synthesizer) automatically adjust PLLs on the board to use the maximum frequency for
the kernels. It is of interest that the operating frequency of the kernels supporting AlexNet and VGG-16 were the same
as they had essentially the same critical path, even though VGG-16 is a lot more complex. The larger complexity of
VGG was handled by synthesizing a core (i.e. Fig. 5 ) that executes a greater number of cycles if the number of layers
in the network increases.
Table 2 gives more details regarding the design-space exploration algorithms which are coupled with synthesis tool.
Both RL-DSE and BF-DSE algorithm use the resource utilization estimation of the synthesizer to fit the design on the
FPGA. This is important as the time consumed for design-space exploration is normally under 5 minutes, while the
synthesis time for larger FPGAs such as the Arria 10, can be close to 10 hours. Analyzing brute-force and reinforcement
learning executing times shows that brute-force algorithm is almost 25 percent slower than the reinforcement learning
algorithm. This time is negligible compared to the synthesis time that is in order of hours. The goal of suggesting the
RL-DSE method is to demonstrate that it is possible to further decrease the exploration time by using better search
methods. The RL-DSE algorithm would be more valuable if it could be exploited in conjunction to the reinforcement
learning quantization algorithms such as ReLeQ [25]. However, it is good to have the time of design space exploration
Table 2: CNN2Gate Synthesis and Design-Space Exploration Details (AlexNet)
Platform RL-DSEtime
BF-DSE
time
Synthesis
time
Resources
Available
Resources
Consumed
Hardware
Options
(Ni, Nl)
Cyclone V
SoC
5CSEMA4
2.5 min 3.5 min N/A
ALM: 15 K
DSP: 83
RAM blocks: 321
Does not fit N/A
Cyclone V
SoC
5CSEMA5
2.5 min 3.5 min 46 min
ALM: 32 K
DSP: 87
RAM blocks: 397
Mem. bits: 4 M
ALM: 26 K
DSP: 72
RAM blocks: 397
Mem. bits: 2 M
(8,8)
Arria 10
GX 1150 3 min 4 min 8.5 hrs
ALM: 427 K
DSP: 1516
RAM blocks: 2713
Mem. bits: 55.5 M
ALM: 129 K
DSP: 300
RAM blocks: 1091
Mem. bits: 16 M
(16,32)
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Figure 6: Detailed break-down of execution time for each layer of AlexNet. A Layer here means execution
of one round of pipelined kernels as shown in Fig. 5. In case of AlexNet Layer-1 to Layer-5 are combination
of memory read/write, convolution and pooling kernels while Layer-5 to Layer-7 are combination of
memory read/write and a fully connected kernels.
reduced as the user may use this algorithm several times in the design stage for various CNN models before synthesis.
We tried CNN2Gate on three platforms. The first one is a relatively small Cyclone V device with 15K adaptive logic
modules (ALMs) and 83 DSPs. The fitter could not fit either ALexNet or VGG on this device. Clearly, the minimum
space required for fitting this design on FPGA due to control logic is fairly large. CNN2Gate did not experience any
difficulty fitting the design on bigger FPGAs as demonstrated in the Table 2. Resource utilization and hardware options
(Ni, Nl) are also provided, which correspond to the execution times shown in Table 1.
CNN2Gate resource consumption is very similar for AlexNet and VGG-16. In case of identical hardware options,
CNN2Gate’s synthesized core is going to be nearly identical for all CNN architecture as shown in Fig. 5. The only
difference is the size of internal buffers to allocate the data in the computation flow. More quantitatively, in our
implementation, VGG-16 uses 8% more of the Arria 10 FPGA block RAMs in comparison to what is shown in Table 2
for AlexNet.
Revisiting Fig. 5, pipelined kernels are capable of reading data from global memory and process the convolution and
pooling kernel at once. In addition, for fully connected layers in CNNs, the convolution kernel acts as the main data
process unit and the pooling kernel is configured as a pass-through. Considering this hardware configuration, we can
merge convolution and pooling layers as one layer. In the case of AlexNet, this leads to five fused convolution/pooling
and three fully-connected layers. Fig. 6 reports the detailed execution time of this six layers including memory read
and write kernels for each layer. Thus, as the algorithm proceed through the layers, dimensions of the data (features)
reduced and the execution time is decreased.
Table 3 shows a detailed comparison of CNN2Gate to other existing works for AlexNet. CNN2Gate is faster than
[21, 20] in terms of latency and throughput. However, CNN2Gate uses more FPGA resources than [20]. To make a fair
comparison, we can measure relative performance density per DSP or ALMs. In this case, CNN2Gate performance
density (GOp/s/DSP) is higher (0.266) when compared to 0.234 for [20]. There are other designs such as [22, 8]
Table 3: Comparison to the existing works AlexNet with hardware options (Ni, Nl) = (16, 32)
AlexNet[21] AlexNet[22] AlexNet[8] AlexNet[20]
AlexNet
[This work]*
FPGA Virtex-7VX485T
Stratix-V
GXA7
Zynq
7045
Stratix-V
GX-D8 Arria 10 GX1150
Synthesis method C/C++ RTL C/C++ OpenCL OpenCL
Frequeny (MHz) 100 100 125 - 199
Logic Utilization 186K (61%) 121K (52%) - 120K (17%) 129K (30%)
DSP Utilization 2,240 (80%) 256 (100%) 897(99.5%) 665 (34%) 300 (20%)
Latency (ms) 21.61 12.75 8.22 20.1 18.24
Precision (bits) 32 float 8-16 fixed 16 fixed 8-16 fixed 8 fixed
Performance (GOp/s) 61.62 114.5 161.98 72.4 80.04
*batch size = 1
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Table 4: Comparison to the existing works VGG-16 with hardware options (Ni, Nl) = (16, 32)
VGG-16[39] VGG-16[10] VGG-16[8] VGG-16[20]
VGG-16
[This work]*
FPGA Zynq7045
Arria 10
GX1150
Zynq
7045
Stratix-V
GX-D8 Arria 10 GX1150
Synthesis method - RTL C/C++ OpenCL OpenCL
Frequeny (MHz) 150 150 125 120 199
Logic Utilization 182 (83.5%) 161K(38%) - - 129K (30%)
DSP Utilization 780 (89.2%) 1518(100%) 855(95%) - 300 (20%)
Latency (ms) - 47.97 249.5 262.9 205
Precision (bits) 16 fixed 8-16 fixed 16 fixed 8-16 fixed 8 fixed
Performance (GOp/s) 136.91 645.25 161.98 117.8 151.7
*batch size = 1
which are faster than our design in terms of pure performance.Nevertheless, the CNN2Gate method outlined above
meaningfully improves on existing methods as it more scalable and automatable than the methods presented in [22, 8],
which are limited in these regards as they require human intervention in order to reach high levels of performance.
Second, the design entry of [22, 8] are RTL and C respectively, while our designs were automatically synthesized from
ONNX using OpenCL. Thus, not surprisingly, our work does not achieve the maximum reported performance. This is
partly due to the use of ONNX as a starting point, and trying to keep the algorithm scalable for either large and small
FPGAs. This can impose some limitations such as the maximum number of utilized CONV units per layer. There are
also other latency reports in the literature such as [7]. However, those latency reports are measured in the favorable
batch size (e.g. 16). Increasing batch size can make more parallelism available to the algorithm that can lead to higher
throughput. However, for clarity, we limited the comparisons in Table 3 and 4 to batch size = 1.
Table 4 shows a detailed comparison of CNN2Gate to other existing works for VGG-16. It is observable that CNN2Gate
is performing better for larger neural networks such as VGG. CNN2Gate achieves 18 % lower latency than [8], despite
the fact that CNN2Gate is using fewer DSPs. While for AlexNet, [8] was more than 50 % faster than CNN2Gate.
Finally, for VGG-16, we did find some hand tailored RTL custom designs such as [10] that are faster than CNN2Gate.
6 Conclusion
This paper describes the design and implementation of a general framework for implementing convolutional neural
networks on FPGAs. This framework takes the form of a Python library that can be integrated into a wide range of
popular machine learning frameworks. CNN2Gate makes it easy for machine learning developers to program and use
FPGAs to perform inference. CNN2Gate exploits the OpenCL synthesis workflow for FPGAs offered by commercial
vendors. CNN2Gate is capable of parsing the data-flow of CNN models expressed in ONNX. This framework also
has an integrated design-space exploration tool that helps developers finding the best hardware option for synthesizing
a given CNN model on an FPGA. CNN2Gate achieves a classification latency of 205ms for VGG-16 and 18ms for
AlexNet on Intel Arria 10 FPGA. These results are excellent considering they are obtained by an automated design
space exploration and synthesis process which does not rely on expert’s low-level hardware knowledge.
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